|
Re: FRDM-K64 PWM BUS Fault
Full assembly listing in written to outdir/zephyr.lst. Having the
address of instruction that trigger the fault, try looking it up in
the listing and see if there's something obviously wrong. The
Full assembly listing in written to outdir/zephyr.lst. Having the
address of instruction that trigger the fault, try looking it up in
the listing and see if there's something obviously wrong. The
|
By
Maciek Borzecki <maciek.borzecki@...>
·
#2619
·
|
|
Re: FRDM-K64 PWM BUS Fault
I'd encourage you to file a JIRA/bug so that we can track this and get someone looking at it.
I'd encourage you to file a JIRA/bug so that we can track this and get someone looking at it.
|
By
Kalowsky, Daniel <daniel.kalowsky@...>
·
#2618
·
|
|
FRDM-K64 PWM BUS Fault
Hi all,
I am trying to use the PWM output on the K64 board. I have taken the sample/drivers/pwm_dw/src/main.c and modified it to use the CONFIG_PWM_K64_FTM_0_DEV_NAME and removed the CONFIG_PWM_DW=y
Hi all,
I am trying to use the PWM output on the K64 board. I have taken the sample/drivers/pwm_dw/src/main.c and modified it to use the CONFIG_PWM_K64_FTM_0_DEV_NAME and removed the CONFIG_PWM_DW=y
|
By
Anders Dam Kofoed <adk@...>
·
#2617
·
|
|
Re: RFC: Use error codes from errno.h
Hi Daniel, thanks for your feedback!
See some comments inline:
Quoting Dan Kalowsky (2016-03-21 14:10:43)
Patch sent to gerrit.
Fine by me. Patch sent to gerrit. There is no dependency so it can be
Hi Daniel, thanks for your feedback!
See some comments inline:
Quoting Dan Kalowsky (2016-03-21 14:10:43)
Patch sent to gerrit.
Fine by me. Patch sent to gerrit. There is no dependency so it can be
|
By
Andre Guedes <andre.guedes@...>
·
#2616
·
|
|
RFC: 2/5 System Device Driver Modifications (Revised v1.2)
[Rev 1.2 - Added a parameter to .suspend() and .resume() functions
indicating the power policy used by the PMA. This parameter will help
driver take policy based optimized actions. Described in detail
[Rev 1.2 - Added a parameter to .suspend() and .resume() functions
indicating the power policy used by the PMA. This parameter will help
driver take policy based optimized actions. Described in detail
|
By
Thomas, Ramesh
·
#2615
·
|
|
Re: RFC: Use error codes from errno.h
Hi, trying the webmail reply for a first time. Be gentle.
+1
+1 I would argue this should step 1. This can be and should be merged in before the close of the release window this week. So get
Hi, trying the webmail reply for a first time. Be gentle.
+1
+1 I would argue this should step 1. This can be and should be merged in before the close of the release window this week. So get
|
By
Kalowsky, Daniel <daniel.kalowsky@...>
·
#2614
·
|
|
[PATCH 3/3] arc_timer: assert that counter always lower than limit
From: Simon Desfarges <simon.desfarges(a)intel.com>
ASSERT are put each time the timer0 limit register or the timer0 count register
is modified.
Change-Id:
From: Simon Desfarges <simon.desfarges(a)intel.com>
ASSERT are put each time the timer0 limit register or the timer0 count register
is modified.
Change-Id:
|
By
Desfarges, Simon <simon.desfarges@...>
·
#2613
·
|
|
[PATCH 2/3] arc_timer: fix tickless idle
From: Simon Desfarges <simon.desfarges(a)intel.com>
When exiting from tickless idle uppon an external IRQ, the TICK timer
is set to fire at next TICK boundary. The current algorithm can lead
to a
From: Simon Desfarges <simon.desfarges(a)intel.com>
When exiting from tickless idle uppon an external IRQ, the TICK timer
is set to fire at next TICK boundary. The current algorithm can lead
to a
|
By
Desfarges, Simon <simon.desfarges@...>
·
#2612
·
|
|
[PATCH 1/3] arc_timer: fix wrong programmed limit when entering idle
From: Simon Desfarges <simon.desfarges(a)intel.com>
The timer counts from 0 to programmed_limit included.
Change-Id: Ifc8585210c319f5452fafc911d4f6d72c4b91eaa
Tracked-On:
From: Simon Desfarges <simon.desfarges(a)intel.com>
The timer counts from 0 to programmed_limit included.
Change-Id: Ifc8585210c319f5452fafc911d4f6d72c4b91eaa
Tracked-On:
|
By
Desfarges, Simon <simon.desfarges@...>
·
#2611
·
|
|
Re: FRDM-K64 GPIO driver name
Hi, quite well, with your patch, I got the output! Now I'm wondering how I can
manually set the pins to FUNC_GPIO = K64_PINMUX_ALT_1 = (0x1 << 8).
If I write something like
#include
Hi, quite well, with your patch, I got the output! Now I'm wondering how I can
manually set the pins to FUNC_GPIO = K64_PINMUX_ALT_1 = (0x1 << 8).
If I write something like
#include
|
By
Idupsle <idupsle@...>
·
#2610
·
|
|
Re: FRDM-K64 PRINT not working
Got it working using minicom and no flowcontrol...
Got it working using minicom and no flowcontrol...
|
By
Anders Dam Kofoed <adk@...>
·
#2609
·
|
|
Re: FRDM-K64 GPIO driver name
Hi Maureen and Idups
I got UART output (printf) working using minicom. Don't know what the difference between screen and minicom is but using minicom I set it to not use flowcontrol 115200 8N1 and it
Hi Maureen and Idups
I got UART output (printf) working using minicom. Don't know what the difference between screen and minicom is but using minicom I set it to not use flowcontrol 115200 8N1 and it
|
By
Anders Dam Kofoed <adk@...>
·
#2608
·
|
|
Re: RFC: 5/5 Provide interfaces for Power Management Applications Policies (Revised)
(Revised and incorporated feedbacks. The term "Tickless Idle" was found
confusing to be used to refer to a PM policy. That is a specific term
used for an optimized kernel idling mechanism saving
(Revised and incorporated feedbacks. The term "Tickless Idle" was found
confusing to be used to refer to a PM policy. That is a specific term
used for an optimized kernel idling mechanism saving
|
By
Thomas, Ramesh
·
#2607
·
|
|
Re: RFC: 2/5 System Device Driver Modifications (Revised)
[Revised incorporating feedbacks. The changes are shown at the end]
Problem Statement:
Not all Zephyr kernel drivers provide the same interfaces.
Why this is a
[Revised incorporating feedbacks. The changes are shown at the end]
Problem Statement:
Not all Zephyr kernel drivers provide the same interfaces.
Why this is a
|
By
Thomas, Ramesh
·
#2606
·
|
|
Re: RFC: 1/5 Consistent naming of PM Kconfig flags (Revised)
[Revised incorporating feedbacks so far]
Problem Statement:
Power management Kconfig flags are not consistent and hierarchy is not
clear
Why this is a problem:
-----------------------------
The
[Revised incorporating feedbacks so far]
Problem Statement:
Power management Kconfig flags are not consistent and hierarchy is not
clear
Why this is a problem:
-----------------------------
The
|
By
Thomas, Ramesh
·
#2605
·
|
|
STM32/STM32F1 patchset v13
Hi,
I have posted version 13 of the patchset. As usual the series is
avaialable in my github repo https://github.com/bboozzoo/zephyr/ in
branch
Hi,
I have posted version 13 of the patchset. As usual the series is
avaialable in my github repo https://github.com/bboozzoo/zephyr/ in
branch
|
By
Maciek Borzecki <maciek.borzecki@...>
·
#2604
·
|
|
Re: [PATCH 1/2] arc_timer: fix tickless idle
Hello,
Thanks for the answer, I will review my copy.
BTW, the same test bench shows no jitter in the Quark TICK. So I would like to have the same behavior for ARC.
Do you think it is achievable ? I
Hello,
Thanks for the answer, I will review my copy.
BTW, the same test bench shows no jitter in the Quark TICK. So I would like to have the same behavior for ARC.
Do you think it is achievable ? I
|
By
Desfarges, Simon <simon.desfarges@...>
·
#2603
·
|
|
Re: [PATCH 1/2] arc_timer: fix tickless idle
See [Peter]
By
Mitsis, Peter <Peter.Mitsis@...>
·
#2602
·
|
|
Re: [PATCH 0/2] Arc tickless idle issue
Hi Simon,
The macro _sys_clock_tick_announce() call _nano_sys_clock_tick_announce(_sys_idle_elapsed_ticks), so _sys_idle_elapsed_ticks might off, can you check the value of _sys_idle_elapsed_ticks
Hi Simon,
The macro _sys_clock_tick_announce() call _nano_sys_clock_tick_announce(_sys_idle_elapsed_ticks), so _sys_idle_elapsed_ticks might off, can you check the value of _sys_idle_elapsed_ticks
|
By
Rodriguez, Sergio SF <sergio.sf.rodriguez@...>
·
#2601
·
|
|
[PATCH 2/2] arc_timer: assert that counter always lower than limit
From: Simon Desfarges <simon.desfarges(a)intel.com>
ASSERT are put each time the timer0 limit register or the timer0 count register
is modified.
Change-Id:
From: Simon Desfarges <simon.desfarges(a)intel.com>
ASSERT are put each time the timer0 limit register or the timer0 count register
is modified.
Change-Id:
|
By
Desfarges, Simon <simon.desfarges@...>
·
#2600
·
|