|
[Zephyr-devel] Buggy PWM driver for nRF52
Hi Vikrant, I have run the upstream fade_led sample on nrf52840-PDK, I see no regression, the brightness changes every second (up and then down so on). I advice you to debug your implementation as I h
Hi Vikrant, I have run the upstream fade_led sample on nrf52840-PDK, I see no regression, the brightness changes every second (up and then down so on). I advice you to debug your implementation as I h
|
By
Chettimada, Vinayak Kariappa
· #520
·
|
|
[Zephyr-devel] Buggy PWM driver for nRF52
Hi Vikrant, Please try the PWM without the BT Controller included. There could be some PWM regression due to changes in controller implementation. That said the nrf5_sw driver is software variant desi
Hi Vikrant, Please try the PWM without the BT Controller included. There could be some PWM regression due to changes in controller implementation. That said the nrf5_sw driver is software variant desi
|
By
Chettimada, Vinayak Kariappa
· #519
·
|
|
[Zephyr-devel] FW: support for NFFS file system
Its: fs_file_t my_zfp; // no * please; and fs_open(&my_zfp,"mesh.prv"); // & please J That said, I am not expert on FS! -Vinayak
Its: fs_file_t my_zfp; // no * please; and fs_open(&my_zfp,"mesh.prv"); // & please J That said, I am not expert on FS! -Vinayak
|
By
Chettimada, Vinayak Kariappa
· #485
·
|
|
I2C driver for nrf52840 not being compiled
Hi Ashish, Did you select CONFIG_I2C_NRF5 in menuconfig or set CONFIG_I2C_NRF5=y in prj.conf file? Also, you need to set CONFIG_I2C_NRF5_GPIO_SCA_PIN , CONFIG_I2C_NRF5_GPIO_SCA_PIN ,CONFIG_I2C_0=y, an
Hi Ashish, Did you select CONFIG_I2C_NRF5 in menuconfig or set CONFIG_I2C_NRF5=y in prj.conf file? Also, you need to set CONFIG_I2C_NRF5_GPIO_SCA_PIN , CONFIG_I2C_NRF5_GPIO_SCA_PIN ,CONFIG_I2C_0=y, an
|
By
Chettimada, Vinayak Kariappa
· #378
·
|
|
nRF52832 hardware cycle count freezing at chip start
Commented in the PR. We can discuss further there. Thank you for your analysis. -Vinayak
Commented in the PR. We can discuss further there. Thank you for your analysis. -Vinayak
|
By
Chettimada, Vinayak Kariappa
· #193
·
|
|
96boards Nitrogen
Ok, so the CPU and UART works :-) And, the 32KHz clock domain works, hence the blinks. Now, CPU can run from internal High Frequency RC or External crystal. If your 32MHz crystal on the board has dry
Ok, so the CPU and UART works :-) And, the 32KHz clock domain works, hence the blinks. Now, CPU can run from internal High Frequency RC or External crystal. If your 32MHz crystal on the board has dry
|
By
Chettimada, Vinayak Kariappa
· #171
·
|
|
96boards Nitrogen
Hi Steve, Yes, we (for myself) are listening ;-) You say beacon hex flashed to ble nano2 works (advertises). 1. Does hello world sample work (print out on UART)? 2. Does the samples/basic/blinky work
Hi Steve, Yes, we (for myself) are listening ;-) You say beacon hex flashed to ble nano2 works (advertises). 1. Does hello world sample work (print out on UART)? 2. Does the samples/basic/blinky work
|
By
Chettimada, Vinayak Kariappa
· #169
·
|
|
Debugging NRF51822 (OpenOCD + GDB)
Ah… I see your revision is older than a controller regression fix done in cb90fbe56. The symptom was the exact assert as you see, around ~8 mins interval from power up. Please use latest revision and
Ah… I see your revision is older than a controller regression fix done in cb90fbe56. The symptom was the exact assert as you see, around ~8 mins interval from power up. Please use latest revision and
|
By
Chettimada, Vinayak Kariappa
· #141
·
|
|
Debugging NRF51822 (OpenOCD + GDB)
[vich] Are you using the upstream master as-is? Or you have modified the default configurations? BT_ERR message when ASSERTing should be printed out on UART by default for the peripheral sample.
[vich] Are you using the upstream master as-is? Or you have modified the default configurations? BT_ERR message when ASSERTing should be printed out on UART by default for the peripheral sample.
|
By
Chettimada, Vinayak Kariappa
· #138
·
|
|
Debugging NRF51822 (OpenOCD + GDB)
Hi Scott, If I where to force an assert (break the design), this is how I would get (for samples/bluetooth/peripheral on my local repo): [bt] [INF] show_dev_info: Identity: da:d7:35:42:55:80 (random)
Hi Scott, If I where to force an assert (break the design), this is how I would get (for samples/bluetooth/peripheral on my local repo): [bt] [INF] show_dev_info: Identity: da:d7:35:42:55:80 (random)
|
By
Chettimada, Vinayak Kariappa
· #136
·
|
|
Debugging NRF51822 (OpenOCD + GDB)
Nice! May I ask if there where any preceding console messages? usually, the assert condition is printed along with the function name. -Vinayak
Nice! May I ask if there where any preceding console messages? usually, the assert condition is printed along with the function name. -Vinayak
|
By
Chettimada, Vinayak Kariappa
· #135
·
|
|
Debugging NRF51822 (OpenOCD + GDB)
Hi, I can help you if its an issue with BLE, can you give details of the application you are using and the symptoms of the issue? I have no experience myself with OpenOCD, I always have used our DK bo
Hi, I can help you if its an issue with BLE, can you give details of the application you are using and the symptoms of the issue? I have no experience myself with OpenOCD, I always have used our DK bo
|
By
Chettimada, Vinayak Kariappa
· #124
·
|
|
nRF52832 hardware cycle count freezing at chip start
Hi Thiago, I assume, you mean, you are using nRF52832 chip and your custom board; and using a Zephyr build using the BOARD=nrf52_pca10040. Do you have the 32KHz crystal mounted in your custom PCB? If
Hi Thiago, I assume, you mean, you are using nRF52832 chip and your custom board; and using a Zephyr build using the BOARD=nrf52_pca10040. Do you have the 32KHz crystal mounted in your custom PCB? If
|
By
Chettimada, Vinayak Kariappa
· #120
·
|